Cornell University ECE

ECE People

• [log in]
• Home
• Executive Staff
• Faculty Directory
• National Academy of Engineering (NAE) Members
• Faculty Awards & Honors
• Staff Directory
• Students

Faculty Profile

José F. Martínez

Department: ECE

Title: Associate Professor

Personal Web Site:
http://csl.cornell.edu/~martinez

Send Email

[cu directory]

Degrees earned:
 
BSE Univ. Politécnica de Valencia, 1996
 
MS Univ. of Illinois at Urbana-Champaign, 1999
 Ph.D. Univ. of Illinois at Urbana-Champaign, 2002

Address:
Office:
 336 Rhodes Hall

Office Phone: 607-255-1874

Biography:

José Martínez is associate professor of electrical and computer engineering, and graduate field member of computer science at Cornell, and leads the M³ Architecture Research Group. His research work has earned several awards; among them: two IEEE Micro Top Picks papers; a HPCA Best Paper Award; a NSF CAREER Award; and an IBM Faculty Award. On the teaching side, he has ben recognized with a 2005 Kenneth A. Goldman '71 Excellence in Teaching Award, and as a 2007 Merrill Presidential Teacher. He also organizes the Computer Engineering Lecture Series, and hosts the Electrical and Computer Engineering sessions of the CURIE Workshop for future women engineers and the CATALYST Workshop for future minority engineers.

Prof. Martínez graduated in computer science and engineering in 1996 from the Universidad Politécnica de Valencia, and earned MS (1999) and Ph.D. (2002) degrees in computer science from the University of Illinois at Urbana-Champaign. A two-time recepient of the Spanish government's National Award for Academic Excellence, he held a four-year graduate fellowship from the Bank of Spain. While a graduate student at the UIUC, he was inducted into the Honor Society of Phi Kappa Phi.

He is a member of the Computer Systems Laboratory and the Intelligent Information Systems Institute at Cornell, as well as the IEEE and the ACM professional societies.

Research interests:

Prof. Martínez's research interests broadly include reconfigurable and self-optimizing architectures, architectural impact of disruptive technologies (e.g., on-chip photonics), and hardware-software interaction.